
HP 64798F Emulator for the Motorola 68LC302 Microprocessor

Product Overview


**Design, Debug, and
Integrate Real-time
Embedded Systems**

Hewlett-Packard has the microprocessor development solutions that you need to meet time-to-market and quality goals for Motorola 68LC302 microprocessor-based designs.

HP 64798F emulator comes with 56 Kbytes to 8 Mbytes of emulation memory and a 25MHz-68LC302 processor in the emulation pod. They support all of the standard emulation features, such as real-time trace and symbolic debug.

The emulator card plugs into a modular cardcage, which connects to your host via RS-232, or LAN. Easy-to-use interfaces are offered on IBM-compatible PCs, Sun SPARCstations, and HP 9000 Series 700 workstations. Additionally, the cardcage's firmware-resident interface can talk to any ASCII terminal.

Designers are assured of a full line of support with modular emulation tools and software support on a wide range of platforms. Hewlett-Packard has integrated the emulator with code development, debug, emulation, software performance analysis, and software test verification into a comprehensive package that will meet your embedded



design requirements. You have the choice of selecting the entire development package or only the parts that you need at a specific time.

For PC-hosted embedded development, a real-time C debugger user interface combines the ease of use of a full Microsoft Windows with HP 64700's transparent, real-time emulation. This allows you to debug embedded C programs at the source level, while your target runs at full speed.

Workstation-hosted embedded development is supported with the X/Motif-based HP Embedded Debug Environment, an integrated


suite of tools that supports software development. The environment provides easy-to-use measurement capabilities ranging from real-time, nonintrusive analysis to high-level C debugging.



**HP is a Platinum
member of the
Motorola Developer
Program.**

Features

- 25 MHz*, zero-wait-state in target memory
- 25 MHz*, zero-wait-state in emulation memory
- Supports 3V 68LC302
- Configuration menu for easy emulator setup
- Processor-specific, on-line help in Motorola format
- Display, modification, and high-level interpreted displays of on-chip peripheral registers
- Processor and emulator configuration is cross checked for inconsistencies and incompatible selections; understandable error and warning messages are given
- Reads processor registers and automatically generates startup code
- Background-style monitor
- External TTL, internal oscillator, and internal crystal clocks supported.
- 36-inch probe cable terminating in an active probe
- Unlimited software execution breakpoints
- Multiprocessor emulation: synchronous start of up to 32 emulators
- Cross triggering from another emulator, logic analyzer, or oscilloscope
- 56 Kbytes of built-in dual-port emulation memory
- LAN connection



HP 64700 Series modular architecture offers a selection of emulators, emulation bus analyzers, optional software performance analyzer, and other tools.

Emulation bus analyzer

- 80 channels available with trace buffer depths of 1K, 8K, 64K, or 256K
- Postprocessed software-based dequeued trace with symbols and source lines
- Eight events, each consisting of address, status, and data comparators
- Events may be sequenced eight levels deep
- Timing and state counts
- Prestore capability

Emulation memory

- 56 Kbytes of built-in dual-port emulation memory
- 256 Kbyte, 512 Kbyte, 1 MByte, 1.25 Mbyte, 2 Mbyte, 4 Mbyte, 4.25 Mbyte, 5 Mbyte, and 8 Mbyte memory configurations of optional SIMM memory
- Mapping resolution to 256 bytes

Software support

- Real-time operating system measurement tools
- Operates with the real-time, software performance analyzer
- Real-time C debugger for PC-hosted development
- Support for IEEE-695, HP OMF, Motorola S record and extended Tek HEX file formats (symbols supported with IEEE-695 and HP OMF)

*Contact your HP 64000 Field Engineer for the latest configuration information, supported processor speeds, and software options.

Cardcage

The cardcage is the basis for modular emulators and analyzers. It can be disassembled and reassembled easily for cost-saving reconfiguration to support 8-, 16-, and 32-bit processors.

The cardcage contains a RS-232-C serial port with a standard 25-pin serial connector in addition to LAN connection.

Bundles

HP offers a bundle for those who want to order a complete emulation system for 68xxx processor. The HP 647xxxXY bundle is a convenient way to order all of the necessary components that complete an HP 64700 Series Emulator.

Each bundle contains your choice of a PC or Workstation based user interface. It includes an HP 64700B card cage, HP 64172B 1 Mbyte memory SIMM, HP 64794A emulation bus analyzer, HP 64748C emulation control card, and the HP 64700xxx Run Control Probe.

Networking

In many embedded designs, it is not possible for each member of a design team to have a target system and an emulator. This makes it essential to have remote access from a networked host. The HP 64700 series emulators offer a LAN connection so that you are able to share a central emulator and target from either a PC or workstation. Not only can team members share a common emulator and database, but you also have rapid file transfers at rates of up to six megabytes per minute for increased productivity. The card-

cage connects to all popular Ethernet 802.3 networks through a 10Base2 ThinLAN BNC connector or a 15-pin AUI (attachment unit interface). TCP/IP protocols, LAN gateways, and ARPA/ Berkeley standards are supported.

Emulation bus analysis

Emulation bus analysis provides real-time, nonintrusive analysis along with extensive triggering, tracing and qualification features. Analysis features offer selective tracing, time tagging, prestore, and a selection of trace depths of 1K, 8K, 64K, or 256K. These comprehensive resources combine to solve both simple and complex problems.

Real-time, nonintrusive analysis is achieved through a dual-bus architecture. This allows traces to be set up and reviewed without stopping processor execution. Selective tracing of microprocessor code flow, without stopping execution, is a major strength of the HP 64700 series emulators and analyzers.

Up to eight hardware breakpoint resources, each consisting of address, data, and status event comparators, can be combined in sequential trace specifications, using "find A, followed by B..." constructs up to eight levels deep. A range comparator can be applied to address or data events at any one of these levels. The analyzer will trigger on and store all subsequent execution, or store only specified execution information.

Precise time tagging of events helps you identify discrepancies in code execution. Each event is logged into the analyzer with an execution time. Bus cycle, instruction, and module duration can be measured at full processor speeds.

Prestore assists you in pinpointing possible problem areas in your code. Prestore can determine which of several different functions is accessing a variable and is responsible for corrupting it.

Real-time emulation

The HP 64798F active probe emulators contain the microprocessor, emulation monitor, run-control circuits, and up to 8 Mbytes of emulation memory. Each emulator uses a background monitor which uses no target address space.

Extensive breakpoint capabilities allow you to define where to stop the execution of code. Software breakpoints can be set up in the emulator, allowing execution to be halted at an instruction point. Real-time hardware break events increase the flexibility and power of this feature, extending functionality to include stopping at processor address, data, status points, or a combination of all three.

Flexible memory configuration

Memory modules are used for emulation memory. Two slots are available on the active probe, allowing you to plug in the amount of memory you need—up to 8 Mbytes. If you initially order less than the maximum, you can easily expand by adding modules. Modules for 256 Kbytes (HP 64171/2A), 1 Mbyte (HP 64171/2B), and 4 Mbytes (HP 64173A) are available. Built-into the emulator is 56 Kbytes of dual-ported emulation memory with *no* timing intrusion, allowing you to display and modify critical program variables without halting the target system.

Robust symbolic support

Symbolic debugging is available when using the PC-hosted real-time C debugger, emulator/analyzer, and workstation-hosted software tools. Symbolic debugging clarifies trace list interpretation by allowing you to see program symbols in the trace list. This facilitates quick identification of problems involving the interaction of software and hardware. You also can use symbols in emulation commands and expressions to simplify command entries and user interaction.

Workstation-hosted environment

The HP Embedded Debug Environment is a collection of integrated tools that assist you during software development. These tools include the emulator/analyzer user interface, debugger/simulator, advanced cross language system, and the real-time software performance analyzer.

The **emulator/analyzer** tool gives you the ability to perform trace analysis, set breakpoints, and establish emulator configuration parameters. In addition, the graphical interface tool is integrated with the embedded debug environment, which coordinates high-level software debugging with low-level microprocessor run control.

Optional **software performance analysis** enables you to tune and verify the time-critical aspects of your design. These capabilities are provided at both the C source and assembly language levels. Through automated one-key setup, this system quickly identifies code bottlenecks and gathers statistics

and timing information that aid in solving time-critical problems. The software performance analyzer operates with HP 9000 Series 300/400/700 workstations and Sun SPARCstations.

PC-hosted environment

The **real-time C debugger** is a mouse-driven Microsoft Windows-based, graphical user interface for HP 64700 emulators. The debugger takes full advantage of the emulator's dual-bus architecture and dual-ported memory to perform many C and assembly debug functions while the target runs at full speed. This means that C debugger functions such as setting breakpoints, display and edit of C variables, and measurement of C program behavior can now often be performed without interrupting program execution. This traditionally could be performed only when a user program was stopped.

Terminal mode operation

A firmware-resident ASCII terminal interface is embedded in the emulator, supplying commands for all emulation and analysis features. Commands are ASCII strings; file transfers using industry-standard formats are accepted. Since a terminal can access these commands, host independence is realized.

Specifications and Characteristics

Processor compatibility

The HP 64798F emulator supports the Motorola 68LC302 microprocessor operating at clock speeds up to 25 MHz.* The emulator supports 3.3V operation. It can be plugged into a TQFP target system using optional accessories.

Environmental

Temperature: operating, 0° to +40°C (+32°F to +104°F); nonoperating, -40°C to +70°C (-40°F to +158°F).

Altitude: operating /nonoperating, 4600 m (15 000 ft)

Relative humidity: 15% to 95%.

Regulatory Compliance

(When installed in HP 64700 cardcage)

Electromagnetic interference:

CISPR 11:1990/EN 55011 (1991):

group 1 class A

IEC 801-2:1991/EN50082-1 (1992):

4 kV CD, 8 kV AD

IEC 801-3:1984/EN50082-1 (1992): 3 V/m,

80% modulation, 26 MHz-1000 MHz

IEC 801-4:1988/EN50082-1 (1992): 0.5 kV

signal lines, 1 kV power lines

Safety approvals:

self-certified to UL 1244, IEC 1010-1, CSA-C22.2 no. 231 Series-M89

Physical

Emulator dimensions: 173 mm height

x 325 mm width x 389 mm depth

(6.8 in. x 12.8 in. x 15.3 in.)


Cable length: emulation control card

to probe, approximately 914 mm

(36 inches).

Probe weight: 0.3 kg (10 oz).

Probe dimensions:



Electrical

DC electrical specifications

Characteristic	Signal	Symbol	Min	Max	Unit
Supply Voltage		V_{CC}	-0.3	+5.5	V
Input Voltage		V_{in}	-0.3	+5.5	V
Input High Voltage	All Except Pins Noted Below	V_{IH}	2.0	V_{DD}	V
Input High Voltage	CD1, $\overline{CTS1}$, RXD1, TXD1, RCLK1, RTS1, TCLK1, PA7-PA10, PA12, CD2, RXD2, TXD2, BCLK2, RTS2, TCLK2, TIN1, TIN2, TOUT2, WDOG, PB8-PB11, \overline{RESET}	V_{IH}	2.5	V_{DD}	V
Input Low Voltage	All Except EXTAL	V_{IL}	$V_{SS} - 0.3$	0.8	V
Input High Voltage	EXTAL	V_{CIH}	$0.8 * V_{DD}$	V_{DD}	V
Input Low Voltage	EXTAL	V_{CIL}	$V_{SS} - 0.3$	0.6	V
Output High Voltage ($I_{OH} = 400 \mu A$)	AS, CS0-CS3, WEH, WEL, OE (Unbuffered) \overline{AS} , $\overline{CS0}$ - $\overline{CS3}$, \overline{WEH} , \overline{WEL} , \overline{OE} (Buffered) CLKO All Other Outputs	V_{OH}	$V_{DD} - 1.0$ 3.5 $V_{DD} - 1.0$ $V_{DD} - 1.0$	— — — —	V
Output Low Voltage ($I_{OL} = 3.2 \text{ mA}$)	A1-A19, PB3-PB11, CS0-CS3, BG, RCLK1, RCLK2, TCLK1, TCLK2, TCLK3, $\overline{RTS1}$, $\overline{RTS2}$, $\overline{RTS3}$, SDS2, PA12, RXD2, $\overline{CTS2}$, $\overline{CD2}$, DREQ, BRG1 CLKO	V_{OL}	— — —	0.5 — 0.4	V
Output Low Voltage ($I_{OL} = 5.3 \text{ mA}$)	D0-D15, AS, WEH, WEL, OE, BGACK, DTACK, RESET	V_{OL}	—	0.5	V
Output Low Voltage ($I_{OL} = 7.0 \text{ mA}$)	TXD1, TXD2	V_{OL}	—	0.5	V
Output Low Voltage ($I_{OL} = 8.9 \text{ mA}$)	HALT, BR (as output)	V_{OL}	—	0.5	V
Input Low Current ($V_{IL} = 0 \text{ V}$) ^{Note 4}	A1 A2, A3, $\overline{IPL0}$ - $\overline{IPL2}$, BUSW, DISCPU A4-A23, D0-D15 \overline{AS} WEH, WEL, OE RESET, HALT, DTACK All Other Signals	I_{IL}	— — — — — —	0.4 0.2 70 1.0 0.6 0.7 20	mA mA μA mA mA mA μA
Input High Current ($V_{IH} = V_{DD}$) ^{Note 4}	A1, AS, WEH, WEL, OE, A2, A3, \overline{RESET} , HALT, DTACK All Other Signals	I_{IH}	— — —	60 30 20	μA
Input Capacitance (With 100-pin TQFP adapter cable)	A1-A3 A4-A19 D0-D15 EXTAL ^{Note 1} \overline{RESET} , HALT, \overline{AS} ^{Note 1} WEH, WEL, OE $\overline{IPL0}$ - $\overline{IPL2}$ BUSW, DISCPU, DTACK PB3-PB11 PA0-PA15, RXD1, RCLK1, TCLK1, CD1, $\overline{CTS1}$	C_{IN}	— — — — — — — — — —	70 60 90 50 105 75 55 65 45 40	pF

Electrical

DC electrical specifications

Characteristic	Signal	Symbol	Min	Max	Unit
Load Capacitance	A1-A3	C_{EL}	—	60	pF
(Additional capacitance added to processor outputs by emulator with 100 pin TQFP adapter cable)	A4-A19		—	50	
	D0-D15 ^{Note 3}		—	80	
	$\overline{CS0}$ - $\overline{CS3}$ ^{Note 3}		—	60	
	\overline{RESET} , \overline{HALT} , \overline{AS} ^{Notes 1, 3}		—	95	
	\overline{WEH} , \overline{WEL} , \overline{OE} ^{Note 3}		—	65	
	\overline{DTACK} ^{Note 3}		—	55	
	PB3-PB11		—	35	
	PA0-PA15, TXD1, RCLK1, TCKL1, RTS1, BRG1, SPCLK		—	30	
	CLKO (at processor) ^{Note 2}		—	50	
Power		V_{DD}	4.5	5.5	V
Common		V_{SS}	0	0	V
Power Supply Current Drawn from Target System		I_{DD}	—	200	mA

Note 1 \overline{EXTAL} and \overline{AS} are additionally terminated with 100 ohms in series with 100 pF on the emulator.

Note 2 CLKO is buffered before it is sent to the target.

Note 3 $\overline{CS0}$ - $\overline{CS2}$, \overline{AS} , \overline{WEH} , \overline{WEL} , and \overline{OE} are unbuffered.

Note 4 The Three-State Leakage Current (I_{TS}) specification for those signals that can be outputs is the same as specified for Input Current at the given input voltage.

AC electrical specifications

All specifications are the same as listed in the Motorola MC68LC302 User's Manual, except for the following:

Num	Characteristic	Min	Max	Unit
	Frequency of Operation.....	dc	25	MHz
1	CLK0 Period (EXTAL).....	40		ns
4,5	Clock Rise and Fall Times (EXTAL).....	—	4	ns
5B	EXTAL to CLK0 Delay ^{Notes 1, 2}	2	7	ns
6	Clock High to Address Valid.....	0	30	ns
7	Clock High to Address, Data Bus High Impedance (Maximum).....	—	33	ns
8	Clock High to Address Invalid.....	0	—	ns
9	Clock High to \overline{AS} , \overline{DS} Asserted ^{Note 1}	3	20	ns
11	Address Valid to \overline{AS} , \overline{DS} Asserted ^{Note 2}	10	—	ns
12	Clock Low to \overline{AS} , \overline{DS} Negated ^{Note 1}	—	20	ns
13	\overline{AS} , \overline{DS} Negated to Address Invalid ^{Note 2}	10	—	ns
14	\overline{AS} (and \overline{DS} Read) Width Asserted ^{Note 2}	80	—	ns
14A	\overline{DS} Width Asserted (Write) ^{Note 2}	40	—	ns
15	\overline{AS} , \overline{DS} Width Negated ^{Note 2}	40	—	ns
16	Clock High to Control Bus High Impedance.....	—	33	ns
17	\overline{AS} , \overline{DS} Negated to R/W Invalid ^{Note 2}	10	—	ns
18	Clock High to R/W High ^{Note 1}	—	20	ns
20	Clock High to R/W Low ^{Note 1}	—	20	ns
20A	\overline{AS} Asserted to R/W Low (Write) ^{Notes 2, 6}	—	7	ns
21	Address Valid to R/W Low (Write) ^{Note 2}	10	—	ns
22	R/W Low to \overline{DS} Asserted (Write) ^{Note 2}	20	—	ns
23	Clock Low to Data-Out Valid.....	—	20	ns
25	\overline{AS} , \overline{DS} Negated to Data-Out Invalid (Write) ^{Note 2}	10	—	ns
26	Data-Out Invalid to \overline{DS} Asserted (Write) ^{Note 2}	10	—	ns
27	Data-In Valid to Clock Low (Setup Time on Read) ^{Note 5}	5	—	ns
28	\overline{AS} , \overline{DS} Negated to \overline{DTACK} Negated (Asynchronous Hold) ^{Note 2}	0	75	ns
29	\overline{AS} , \overline{DS} Negated to Data-In Invalid (Hold Time on Read).....	0 ^{Note 1}	—	ns
31	\overline{DTACK} Asserted to Data-In Valid (Setup Time) ^{Notes 2, 5}	—	33	ns
32	\overline{HALT} and \overline{RESET} Input Transition Time.....	—	150	ns
47	Asynchronous Input. Setup Time to Clock ^{Note 5}	7	—	ns
53	Clock High to Data-Out Invalid (Hold Time on Write).....	0	—	ns
55	R/W Asserted to Data Bus Impedance Change.....	0	—	ns
56	$\overline{HALT}/\overline{RESET}$ Pulse Width ^{Note 4}	10	—	clks
83	Clock High to \overline{BR} Low ^{Notes 3, 4}	—	20	ns
84	Clock High to \overline{BR} High Impedance ^{Notes 3, 4}	—	20	ns
85	\overline{BGACK} Low to \overline{BR} High Impedance ^{Notes 3, 4}	20	—	ns
86	Clock High to \overline{BGACK} Low.....	—	20	ns
87	\overline{AS} and \overline{BGACK} High (The Last One) to \overline{BGACK} Low (When \overline{BG} is Asserted).....	1.5	2.5	ns
		+20	clks
88	\overline{BG} Low to \overline{BGACK} Low (No Other Bus Master) ^{Notes 3, 4}	1.5	2.5	ns
		+20	clks
89	\overline{BR} High Impedance to \overline{BG} High ^{Notes 3, 4}	0	—	ns
90	Clock on which \overline{BGACK} Low to Clock on which \overline{AS} Low.....	2	2	clks
91	Clock High to \overline{BGACK} High.....	—	20	ns
92	Clock Low to \overline{BGACK} High Impedance.....	—	10	ns
100	R/W Valid to \overline{DS} Low.....	0	—	ns
101	\overline{DS} Low to Data-In Valid.....	—	20	ns
102	\overline{DTACK} Low to Data-In Hold Time.....	0	—	ns
103	\overline{AS} Valid to \overline{DS} Low.....	0	—	ns
104	\overline{DTACK} Low to \overline{AS} , \overline{DS} High.....	0	—	ns
105	\overline{DS} High to \overline{DTACK} High.....	—	30	ns
106	\overline{DS} Inactive to \overline{AS} Inactive.....	0	—	ns
107	\overline{DS} High to R/W High.....	0	—	ns
108	\overline{DS} High to Data High Impedance.....	—	30	ns
108A	\overline{DS} High to Data-Out Hold Time.....	0	—	ns
109A	Data-Out Valid to \overline{DTACK} Low.....	10	—	ns
110	Address Valid to \overline{AS} Low.....	10	—	ns
111	\overline{AS} Low to Clock High.....	20	—	ns
112	Clock Low to \overline{AS} High.....	—	30	ns

Num	Characteristic	Min	Max	Unit
113	\overline{AS} High to Address Hold Time (Write)	0	—	ns
114	\overline{AS} Inactive Time.....	1	—	clks
115	\overline{DS} Low to Clock High ^{Note 2}	27	—	ns
116	Clock Low to \overline{DS} High.....	—	30	ns
117	R/ \overline{W} Valid to Clock High ^{Note 2}	20	—	ns
118	Clock High to R/ \overline{W} High	—	30	ns
121	\overline{AS} Low to \overline{DTACK} Low (0 Wait States)	—	30	ns
122	Clock Low to \overline{DTACK} Low (1 Wait State)	—	20	ns
123	\overline{AS} High to \overline{DTACK} High	—	30	ns
124	\overline{DTACK} High to \overline{DTACK} High Impedance	—	10	ns
125	Clock High to Data-Out Valid	—	20	ns
126	\overline{AS} High to Data High Impedance	—	30	ns
127	\overline{AS} High to Data-Out Hold.....	0	—	ns
128	\overline{AS} High to Address Hold Time (Read)	0	—	ns
129	\overline{DS} Inactive Time.....	1	—	clks
130	Data-In Valid to Clock Low.....	20	—	ns
131	Clock Low to Data-In Hold Time.....	10	—	ns
150	Clock High to \overline{CS} , \overline{IACK} , \overline{OE} , \overline{WEL} , \overline{WEH} Low ^{Note 2}	0	27	ns
151	Clock Low to \overline{CS} , \overline{IACK} , \overline{OE} , \overline{WEL} , \overline{WEH} High ^{Note 2}	0	27	ns
152	\overline{CS} Width Negated.....	40	—	ns
153	Clock High to \overline{DTACK} Low (0 Wait States)	—	30	ns
154	Clock High to \overline{DTACK} Low (1-6 Wait States).....	—	20	ns
155	Clock Low to \overline{DTACK} High	—	27	ns
158	\overline{DTACK} High to \overline{DTACK} High Impedance	—	10	ns
160	\overline{AS} Low to \overline{CS} Low	—	20	ns
161	\overline{AS} High to \overline{CS} High.....	—	20	ns
162	Address Valid to \overline{AS} Low.....	10	—	ns
164	\overline{AS} Negated to Address Hold Time.....	0	—	ns
165	\overline{AS} Low to \overline{DTACK} Low (0 Wait States)	—	30	ns
167	\overline{AS} High to \overline{DTACK} High	—	20	ns
171	Clock Low (end of S6) to Data-In Invalid (Hold Time on Read).....	5	—	ns
172	\overline{CS} Negated to Data-Out Invalid (Write)	10	—	ns
173	Address Valid to \overline{CS} Asserted	5	—	ns
174	\overline{CS} Negated to Address Invalid	7	—	ns
175	\overline{CS} Low Time (0 Wait States)	80	—	ns
176	\overline{CS} Negated to R/ \overline{W} Invalid	12	—	ns
177	\overline{CS} Negated to R/ \overline{W} Low (Write)	—	8	ns
178	\overline{CS} Negated to Data-In Invalid (Hold Time on Read)	0	—	ns
180	Input Data Setup Time to Clock Low	14	—	ns
181	Clock Low to Input Data Hold Time	19	—	ns
182	Clock High to Data-Out Valid (CPU Writes Data, Control, or Direction).....	—	24	ns
190	Interrupt Pulse Width Low \overline{IRQ} (Edge Triggered Mode).....	34	—	ns
191	Minimum Time Between Active Edges.....	3	—	clks
200	Timer Input Capture Pulse Width	34	—	ns
201	TIN Clock Low Pulse Width	34	—	ns
202	TIN Clock High Pulse Width and Input Capture High Pulse Width	2	—	clks
203	TIN Clock Cycle Time.....	3	—	clks
204	Clock High to TOUT Valid	—	24	ns
205	FRZ Input Setup Time to Clock High ^{Note 1}	14	—	ns
206	Clock High to FRZ Input Hold Time	7	—	ns

Note 1 Motorola data sheet does not indicate a value for 25 MHz but shows a value of 0 for 16.67 MHz and 20 MHz.

Note 2 Actual value depends on the 1/2-clock period. The value given is based on a 1/2-clock period of 20 ns. To calculate this value, add 15 ns to the 1/2-clock period.

Note 3 If bus arbitration occurs while in the background monitor, this value is 0.5 clks.

Ordering Information



Terminal-Based Emulation System

Model	Description
64798F	25 MHz active probe emulator for 68LC302 TQFP processor
64748C	Emulation control card
64794A	8K deep 80-channel emulation bus analyzer
64700B	Cardcage

Emulation System Options

64171A	256 Kbyte, SRAM memory module (35 ns)
64171B	1 Mbyte, SRAM memory module (35 ns)
64172A	256 Kbyte, SRAM memory module (20 ns)
64172B	1 Mbyte, SRAM memory module (20 ns)
64173A	4 Mbyte, SRAM memory module (25 ns)
64708A	Software performance analyzer card, (supported on HP 9000 Series workstations, and Sun SPARCstations, HP B1487A software, required)
64023A	CMB cable (4m long; includes three 9-pin connectors)
64794C	64K deep 80-channel emulation bus analyzer
64794D	256K deep 80-channel emulation bus analyzer
E5356A	100-pin TQFP adapter kit for HP64798F
64798FY	68LC302 emulator bundle

Software Options for Workstations

For each software model number ordered, purchase one media option and at least one license option for each concurrent user.

B3093B	Graphical emulator/analyzer
B1487A	Software performance analyzer (requires HP 64708A analyzer card)

Software Options for PCs

B3638A	Real-time C debugger interface
--------	--------------------------------

Software Support

HP provides software upgrades through the purchase of the software materials subscription (SMS) service. Contact your HP field engineer for more information.

For more information on Hewlett-Packard Test & Measurement products, applications or services please call your local Hewlett-Packard sales offices. A current listing is available via Web through Access HP at <http://www.hp.com/go/emulator> If you do not have access to the internet please contact one of the HP centers listed below and they will direct you to your nearest HP representative.

United States:

Hewlett-Packard Company Test and Measurement Organization
5301 Stevens Creek Blvd.
Bldg. 51L-SC
Santa Clara, CA 95052-8059
1 800 452 4844

Canada:

Hewlett-Packard Canada Ltd.
5150 Spectrum Way
Mississauga, Ontario
L4W 5G1
(905) 206 4725

Europe:

Hewlett-Packard
European Marketing Centre
P.O. Box 999
1180 AZ Amstelveen
The Netherlands

Japan:

Hewlett-Packard Japan Ltd.
Measurement Assistance Center
9-1, Takakura-Cho, Hachioji-Shi,
Tokyo 192, Japan
Tel: (81-426) 48-0722
Fax: (81-426) 48-1073

Latin America:

Hewlett-Packard
Latin American Region Headquarters
5200 Blue Lagoon Drive
9th Floor
Miami, Florida 33126
U.S.A.
(305) 267 4245/4220

Australia/New Zealand:

Hewlett-Packard Australia Ltd.
31-41 Joseph Street
Blackburn, Victoria 3130
Australia
1 800 629 485

Asia Pacific:

Hewlett-Packard Asia Pacific Ltd
17-21/F Shell Tower, Times Square,
1 Matheson Street, Causeway Bay,
Hong Kong
Fax: (852) 2506 9285

Data subject to change.

Printed in U.S.A. 01/98
5965-6413E

Copyright ©
Hewlett-Packard Company